The dielectric properties of ZrO 2 -Al 2 O 3 nanolaminates, deposited via atomic layer deposition, and their impact on the performance and stability of indium gallium zinc oxide and zinc tin oxide amorphous oxide semiconductor thin-film transistors ͑TFTs͒ are investigated. It is found that nanolaminate dielectrics can combine the advantages of constituent dielectrics and produce TFTs with improved performance and stability compared to single layer gate dielectrics. It is also found that TFT performance and stability are influenced not only by the chemical composition of the gate dielectric/channel interface but also by the thickness and composition of the laminate layers in the dielectric near the interface.
I. INTRODUCTION
Thin film transistors ͑TFTs͒ fabricated using amorphous oxide semiconductors ͑AOSs͒ are transparent, exhibit good electron mobility ͑in the general range of 1 -30 cm 2 / V s͒, and can be processed at low temperature. [1] [2] [3] [4] [5] [6] [7] [8] This new class of materials shows promise for application in active-matrix organic light-emitting diode ͑AMOLED͒ displays, [9] [10] [11] largearea, high-performance active-matrix liquid crystal displays 12 ͑AMLCDs͒, and e-paper. 13 Commercialization of these applications will require optimization of TFT performance and reliability. [14] [15] [16] [17] [18] [19] [20] [21] [22] It is well known that the performance and stability of field-effect devices such as TFTs depends critically on the gate dielectric and its interface with the active channel and it has been shown recently that a thin dielectric interfacial layer can dominate AOS TFT stability. [20] [21] [22] The use of multilayer or nanolaminate gate dielectrics can allow for independent tuning of the properties of the dielectric/channel interface and bulk dielectric.
Atomic layer deposition ͑ALD͒ is a highly conformal and uniform technique with inherent atomic-scale control of thin film composition, making it ideally suited for deposition of nanolaminates. 23, 24 Previous work has shown that ALD nanolaminates can exhibit superior performance to single layer gate dielectrics in metal/oxide/silicon ͑MOS͒ structures [25] [26] [27] [28] [29] [30] and perform well as passivation and diffusion barriers for AOS TFTs. 31 Very little work has been reported on the use of ALD nanolaminates as AOS TFT gate dielectrics. Although ALD nanolaminates of Al 2 O 3 -TiO 2 ͑ATO͒, typically supplied by Planar Systems, have been used as gate dielectrics for AOS TFTs, there is little information reported about the material. 32, 33 Most ATO work in literature has focused on dielectric characterization for use in MOS technologies. 29, [34] [35] [36] In this work, we use ALD to deposit ZrO 2 -Al 2 O 3 ͑ZAO͒ nanolaminates of various structure, composition, and surface termination at the AOS channel interface and investigate their impact on the performance and stability of TFTs made using two of the most promising AOS materials, zinc tin oxide ͑ZTO͒, and indium gallium zinc oxide ͑IGZO͒. We find that ZAO nanolaminate dielectrics can be tuned to combine the bulk advantages of the constituent dielectrics-the high dielectric constant of ZrO 2 and the low leakage of Al 2 O 3 . By using the proper nanolaminate bilayer structure, interfacial material, and thickness/composition of the nearinterfacial layers, we were able to improve overall performance compared to TFTs made using single layer films of either Al 2 O 3 or ZrO 2 .
II. EXPERIMENT

A. Device fabrication
A schematic cross section of the staggered, bottom-gate ͑SBG͒ AOS TFTs used in this study is shown in Fig. 1 . A heavily doped ͑0.05 ⍀ cm͒ p-type Si substrate served as a bottom-gate contact. 25ϫ 25 mm 2 p-type Si coupons were cleaned with consecutive rinses of acetone, isopropyl alcohol, and 18 M ⍀ cm de-ionized water, followed by dehydration in an oven at 125°C for 15 min. Immediately following this procedure, the gate dielectric was deposited via thermal ALD using a Picosun Sunale R-150 reactor. ZrO 2 was deposited at 250°C using alternating pulses of tetrakis͑ethylm-ethylamido͒zirconium ͑TEMAZ͒ and H 2 O. Al 2 O 3 was deposited at 250°C using trimethylaluminum ͑TMA͒ and H 2 O. ZAO nanolaminates were deposited at 250°C in a single ALD run. ZAO nanolaminates are composed of alternating pairs of ZrO 2 and Al 2 O 3 layers, which we refer to as bilayers. Shown in Fig. 2 is a schematic cross section of a ZAO nanolaminate delineating total thickness, bilayer thickness, and individual layer thickness. Nanolaminates were deposited with bilayer thicknesses of 5, 10, and 20 nm. Nanolaminate compositions of roughly 25%, 50%, and 75% overall ZrO 2 content were synthesized by varying the thickness ratio of the ZrO 2 Following deposition of the gate oxide, an approximately 60 nm thick AOS channel layer of either ZTO or IGZO was deposited via rf magnetron sputtering at a pressure of 5 mTorr in a 90/10 Ar/ O 2 atmosphere. No additional clean was performed between the gate dielectric deposition and AOS channel deposition. A shadow mask was used to define active regions of 100 m in length and 1000 m in width, giving a W/L ratio of 10. ZTO was deposited in an AJA Orion V using a 3 in. ZTO target ͑AJA͒ and a rf power of 100 W. IGZO was deposited using a custom-built sputtering system with a 3 in. IGZO target ͑Cerac͒ and a rf power of 100 W. Following deposition, IGZO films were annealed at 300°C for 1 h with a 2°C / min ramp rate. ZTO films received a postdeposition annealing for 1 h at 400°C with a 5°C/ min ramp rate. Finally, the SBG TFT structures were completed by thermally evaporating Al through a shadow mask to form source and drain contacts.
In addition to TFTs, metal-insulator-semiconductor ͑MIS͒ devices with 40 nm thick dielectrics were prepared on both lightly doped ͑12-15 ⍀ cm͒ and heavily doped ͑50-80 m ⍀ cm͒ p-type Si. Evaporated Al dots with nominal areas of 1.3ϫ 10 −4 , 2.5ϫ 10 −4 , and 5.1ϫ 10 −4 form the top metal contact for the MIS devices.
B. Electrical characterization
All electrical measurements were performed in a dark box in atmosphere at room temperature. Capacitance versus voltage ͑C-V͒ measurements ͑100 kHz͒ were performed on MIS structures with lightly doped Si substrates using an Agilent E4980A LCR meter. The relative dielectric constant ͑͒ of the dielectric stack was extracted from the slope of the accumulation capacitance versus device area. Current density versus field ͑J -͒ measurements were performed on MIS structures with heavily doped Si substrates using an Agilent 4155B semiconductor parameter analyzer. Leakage current density and breakdown strength were extracted by grounding the back contact and sweeping the gate voltage in +100 mV increments at a sweep rate of approximately 200 mV/s until irreversible breakdown occurred.
Double-sweep I D -V GS transfer curves were taken on SBG TFTs using an Agilent 4155B with V DS held at +1 V. One double-sweep consists of an initial hold time of 5 s, followed by ramping V GS from +20 V to Ϫ5 V and then back to +20 V in 100 mV steps with a sweep rate of approximately 200 mV/s. To stabilize operation, a total of 5 double sweeps was performed. The fifth transfer curve was analyzed for V ON , subthreshold swing ͑S͒, the I ON / I OFF ratio, hysteresis ͑⌬V hys ͒, and incremental electron mobility ͑ inc ͒. V ON was empirically defined as the onset of 1 nA of drain current in the log͑I D ͒ -V GS transfer curve. 7, 37 S was defined as the inverse maximum slope of the positive to negative sweep log͑I D ͒ -V GS trace and is reported in units of mV/decade of current. I ON current was measured at 10 V above V ON , I OFF was taken at V D = −5 V; both were extracted from the positive to negative sweep log͑I D ͒ -V GS trace so that I OFF is fairly constant with respect to V GS . ⌬V hys was extracted as the difference in V ON between positive and negative sweeps. Following Hoffman, 37 inc was extracted from I D -V GS curves using
where G d is the channel conductance, C G is the geometric capacitance of the gate oxide, and W and L are the width and length of the transistor. For each device, inc , is reported at 10 V above V ON . To assess device stability, long term bias stressing was performed with V GS = +20 V and V DS =+1 V. Stress was interrupted at approximately logarithmic time intervals to measure I D -V GS transfer curves. Fig. 3͑a͒ is a plot of the experimentally determined as a function of overall ZrO 2 content for 40 nm thick ZAO nanolaminate dielectrics with bilayer thicknesses ͑see The average values for the ZAO nanolaminate films are bounded by these two extremes and increase with overall ZrO 2 content roughly as expected for a simple series combination of ZrO 2 and Al 2 O 3 capacitors ͑shown as a dashed line͒. The bilayer thickness ͑or number of interfaces͒ does not appear to have a significant impact on , which is expected as previous studies have reported an impact of bilayer thickness only for bilayer thicknesses below ϳ2 nm. 30, 38 Shown in Fig. 4 are representative ramped current density versus electric field ͑͒ plots for MIS devices with various dielectrics with the same physical thickness of 40 nm. For the ZAO nanolaminates, the bilayer thickness was fixed at 5 nm and composition was either 25%, 50%, or 75% overall ZrO 2 content. Single layer films showed an average breakdown strength of approximately 8 MV/cm for Al 2 O 3 and approximately 3.4 MV/cm for ZrO 2 . As expected, nanolaminate breakdown strength tended to decrease with increasing ZrO 2 content, with the exception of the 25% ZrO 2 content film, which showed an increased average breakdown strength over the single layer Al 2 O 3 . Bilayer thickness ͑not shown͒ did not have a strong impact on the average breakdown strength of the nanolaminates. The shape of the Jcurve is a function ZrO 2 content, indicating the dominance of different conduction mechanisms for the Al 2 O 3 , ZrO 2 , and ZAO laminate films. For the 25% and 50% laminates, the conductive "knee" ͑the field at which the leakage slope increases but breakdown does not occur͒ occurs at higher fields than for the Al 2 O 3 film whereas in the 75% ZrO 2 film, this "knee" occurs at a lower field. Because of this, the influence of ZrO 2 content on J is a function of .
III. RESULTS AND DISCUSSION
A. MIS devices
Shown in
Shown in Fig. 5 are plots of the average current density ͑J AVG ͒ versus ZrO 2 content for the devices shown in Fig. 4 , extracted at electric fields of ͑a͒ 1 MV/cm and ͑b͒ 4 MV/cm. Also included in Fig. 5 are data from ZAO nanolaminates with bilayer thicknesses of 10 and 20 nm. Once again, data points at 0% and 100% ZrO 2 content refer to single layer Al 2 O 3 and ZrO 2 dielectrics, respectively. At low fields of 1-2 MV/cm, typical of TFT operation, J AVG increases only weakly with increasing ZrO 2 content. Between the single layer Al 2 O 3 films and the 75% ZrO 2 laminates, J AVG increases by less than a factor of 2. Once again, bilayer thickness did not appear to have a strong effect.
At 4 MV/cm ͓Fig. 5͑b͔͒, the relationship between leakage current density and ZrO 2 content is more complex. In all cases, the 25% ZrO 2 content films exhibited much lower leakage than the single layer Al 2 O 3 films. At 50% ZrO 2 content, both the 5 and 10 nm bilayer films still showed lower leakage than the single layer Al 2 O 3 while the 20 nm bilayer films were slightly higher. It is not until the laminate films reach 75% ZrO 2 content that they all exhibit higher leakage than the single layer be caused by the larger crystal grains in thicker ZrO 2 layers, which grow until terminated with an Al 2 O 3 layer, increasing the roughness of the films.
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B. TFTs
The possibility of increased C ox with little leakage current penalty suggests that these nanolaminates may offer advantages as gate dielectrics for TFTs. The details of the dielectric-channel interface are known to play an important role in determining the performance and stability of fieldeffect devices. Nanolaminate films can be terminated with a final layer of either Al 2 O 3 or ZrO 2 to form the interface with the AOS channel. Shown in Fig. 6 best performing dielectric for the IGZO TFTs in this study, indicating that nanolaminate films may be able to combine the benefits of both component dielectrics to produce better performance than either of the single layer films.
Note that because of varying composition and , each of the 200 nm thick dielectrics have different capacitances and thus, for the same applied V GS , will induce different charge densities in the AOS channel. In order to account for this difference, we use the concept of capacitive equivalent thickness ͑CET͒ in which the thickness of each film is normalized to a capacitive equivalent thickness of Al 2 O 3 . The CET of a dielectric is defined as CET= d phys ϫ ͑ Al 2 O 3 / dielectric ͒, where d phys is the physical thickness of the dielectric ͑in all cases 200 nm͒ and dielectric is the of the dielectric for which we are calculating the CET. Using the CET for each dielectric, the effective gate electric field, GS-EFF = GS / CET, required to generate a given charge density in the channel can be determined. Shown in Fig. 7͑b͒ are the data from Fig. 7͑a͒ replotted against GS-EFF . It is seen that when the differences in capacitance are accounted for, the high capacitance dielectrics such as ZrO 2 look a bit worse ͑increased S and decreased I ON ͒ while the single layer Al 2 O 3 device looks a bit better ͑reduced S and increased I ON ͒. The conclusions drawn from Fig. 7͑a͒ remain the same, however, in that the 50% and 75% content 10 nm bilayer laminates still exhibit the best overall performance.
An important consideration for commercial applications of AOS TFTs is operational stability.
14-18 Shown in Fig. 8 are plots of ⌬V ON versus dc bias stress time for IGZO TFTs with 200 nm thick gate dielectrics consisting of either single layer Al 2 O 3 , ZrO 2 , or ZAO laminates with a variety of bilayer structures. All devices have an Al 2 O 3 /IGZO interface. All devices were stressed using the same conditions: V GS = +20 V ͑ GS =+1 MV/ cm͒ with V DS = 1 V. Stress was inter- Fig. 8 , this suggests that there may be an optimal thickness for the near-interfacial bilayer structure to attain the best overall performance and stability. Although there is no clear overall dependence of ⌬V ON on the Al 2 O 3 interfacial layer thickness, ⌬V ON for the 10 nm bilayer nanolaminates appears to become larger as the thickness of the Al 2 O 3 layer at the AOS interface increases. During sputter deposition of the AOS channel, the surface of the dielectric is exposed to energetic particle bombardment from the plasma, which could create traps in the dielectric. Al 2 O 3 may be more susceptible to this damage than ZrO 2 . As a result, the use of an Al 2 O 3 interfacial layer that is thicker than necessary to impede charge injection ͑order of a few nanometers͒ may lead to a larger ⌬V ON than a thinner Al 2 O 3 interfacial layer, due the creation of additional traps near the dielectric/ channel interface. It therefore may be possible to optimize the bilayer structure with the interfacial Al 2 O 3 layer effectively arranged so as to suppress the electron injection into the ZrO 2 layer while at the same time avoiding excessive plasma-induced electron traps. It is likely that the optimum arrangement of the interfacial bilayer will be a function of the AOS material ͑interface chemistry͒ as well as the processing details of the AOS deposition. capacitors. Leakage current density was found to be a function of ZrO 2 content as well as the applied electric field. At low electric fields, in the range suitable for TFT operation ͑1-2 MV/cm͒, leakage current density increased only weakly with increasing ZrO 2 content. At higher fields ͑ϳ4 MV/ cm͒, nanolaminate films with 25% and 50% ZrO 2 had lower leakage currents than single layer Al 2 O 3 films. Neither the relative dielectric constant nor leakage was found to be a strong function of bilayer thickness.
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IV. SUMMARY AND CONCLUSIONS
ZAO nanolaminates were used as gate dielectrics for IGZO and ZTO TFTs. It was found that terminating ZAO laminate dielectrics with a layer of Al 2 O 3 , so as to provide an Al 2 O 3 /AOS channel interface rather than a ZrO 2 /AOS channel interface, resulted in improved device characteristics for IGZO channel devices. In addition, it was found that ZAO nanolaminate dielectrics could be engineered to outperform the constituent single layer dielectrics for AOS TFT applications, providing improved TFT performance and stability. For IGZO TFTs, both 50% and 75% ZrO 2 content 10 nm bilayer films showed better performance than single layer Al 2 O 3 films with inc as high as 22.3 cm 2 / V s, low ⌬V hys , and minimal ⌬V ON during extended positive dc bias stressing. For 10 nm bilayer array, ⌬V ON appears to decrease as the thickness of the Al 2 O 3 interfacial layer decreases. However, the lack of a universal dependence of device performance on the thickness of the Al 2 O 3 interfacial layer in all laminate films suggests that there may be an optimum thickness that depends not only on the AOS material but also on the trade-off between the effectiveness of Al 2 O 3 as a barrier to electron injection and the susceptibility of Al 2 O 3 to sputter damage, the thickness of the adjacent ZrO 2 layer, and/or the deposition details of the AOS material.
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